...
首页> 外文期刊>Fusion Engineering and Design >A framework for the integration of the development process of Linux FPGA System on Chip devices
【24h】

A framework for the integration of the development process of Linux FPGA System on Chip devices

机译:集成Linux FPGA片上系统设备开发过程的框架

获取原文
获取原文并翻译 | 示例

摘要

System on Chip is a hardware solution combining different hardware devices in the same chip. In particular, the XILINX Zynq solution, implementing an ARM processor and a configurable FPGA on the same chip, is a candidate technology for a variety of applications of interest in fusion research, where FPGA fast logic must be combined with CPU processing for high-level functions and communication. Developing Zynq based applications requires the development of the FPGA logic using the XILINX Vivado IDE, mapping information between the FPGA device and the processor address space, developing the kernel drivers for interaction with the FPGA device and developing the high level application programs in user space for the supervision and the integration of the system. The paper presents a framework that integrates all the above steps and greatly simplifies the overall process. The framework has been used for the development of a programmable timing device in Wendelstein 7-X. The development of new devices integrating data acquisition and timing functions is also foreseen for RFX-mod.
机译:片上系统是在同一芯片中结合不同硬件设备的硬件解决方案。尤其是,在同一芯片上实现ARM处理器和可配置FPGA的XILINX Zynq解决方案是融合研究中各种感兴趣的应用的候选技术,其中FPGA快速逻辑必须与CPU处理相结合才能实现高级功能和沟通。开发基于Zynq的应用程序需要使用XILINX Vivado IDE进行FPGA逻辑的开发,在FPGA器件与处理器地址空间之间映射信息,开发与FPGA器件交互的内核驱动程序以及在用户空间中开发高级应用程序以用于系统的监督和整合。本文提出了一个框架,该框架集成了上述所有步骤,并大大简化了整个过程。该框架已用于在Wendelstein 7-X中开发可编程计时设备。集成了数据采集和定时功能的新设备的开发也有望用于RFX-mod。

著录项

  • 来源
    《Fusion Engineering and Design 》 |2018年第3期| 122-125| 共4页
  • 作者单位

    Univ Padua, Acciaierie Venete SpA, Ist Nazl Fis Nucl, Consorzio RFX,CNR,ENEA, Padua, Italy;

    Univ Padua, Acciaierie Venete SpA, Ist Nazl Fis Nucl, Consorzio RFX,CNR,ENEA, Padua, Italy;

    Univ Padua, Acciaierie Venete SpA, Ist Nazl Fis Nucl, Consorzio RFX,CNR,ENEA, Padua, Italy;

    Univ Padua, Acciaierie Venete SpA, Ist Nazl Fis Nucl, Consorzio RFX,CNR,ENEA, Padua, Italy;

    Max Planck Inst Plasma Phys, D-17491 Greifswald, Germany;

  • 收录信息 美国《科学引文索引》(SCI);美国《工程索引》(EI);美国《生物学医学文摘》(MEDLINE);
  • 原文格式 PDF
  • 正文语种 eng
  • 中图分类
  • 关键词

    FPGA; System on chip; ADC; Timing systems;

    机译:FPGA;片上系统;ADC;定时系统;

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号