首页> 外文期刊>Emerging Topics in Computing, IEEE Transactions on >A Software Toolchain for Variability Awareness on Heterogenous Multicore Platforms
【24h】

A Software Toolchain for Variability Awareness on Heterogenous Multicore Platforms

机译:用于异构多​​核平台上的可变性意识的软件工具链

获取原文
获取原文并翻译 | 示例
           

摘要

Workload allocation in embedded multicore platforms is an increasing challenging issue due to heterogeneity of components and their parallelism. Additionally, the impact of process variations in current and next generation technology nodes is becoming relevant and cannot be compensated at the device or architectural level. Intra-die process variations raising at the core level and platform level makes parallel multicore platforms intrinsically heterogeneous, because the various cores are clocked at different operational frequencies. Power consumption becomes heterogeneous too, both considering dynamic and leakage consumption. In this context, to fully exploit the computational capability of the platform parallelism, variability aware task allocation strategies must be adopted. Despite the consistent research performed to design variability-aware task allocation policies, little effort has been devoted make available to programmers a software toolchain enabling the exploitation of these policies. Such toolchain need to exploit fabrication-level information about core clock speed and power consumption. In this work, we address to present a methodology and the associated toolchain to program in presence of process variability, integrating power and performance variability information in all the steps of the toolchain. To this purpose, the proposed approach is vertically integrated, from high level modelling down to runtime management. Variability information is introduced through a XML configuration file that is exploited by toolchain components to make the appropriate runtime allocation decision. We demonstrate the proposed toolchain using state of art variability-aware task allocation policies on two multicore platforms: i) The MIPS-based GENEPY simulator with 4 and 8 parallel homogeneous cores and ii) The Tegra2-based Zynq platform, where the on-board FPGA has been used to map 10 microblaze slave cores. Experiments show that the proposed toolchain supports the integration of variability awareness in a simple yet effective programming environment.
机译:由于组件的异构性及其并行性,嵌入式多核平台中的工作负载分配是一个日益严峻的挑战。此外,当前和下一代技术节点中工艺变化的影响变得越来越重要,无法在设备或体系结构级别上进行补偿。内核级和平台级的管芯内工艺变化使得并行多核平台本质上是异质的,因为各种内核的时钟频率不同。考虑动态功耗和泄漏功耗,功耗也会变得异构。在这种情况下,为了充分利用平台并行性的计算能力,必须采用具有可变性的任务分配策略。尽管进行了一致的研究来设计可感知可变性的任务分配策略,但几乎没有做出任何努力来为程序员提供能够利用这些策略的软件工具链。这种工具链需要利用有关核心时钟速度和功耗的制造级信息。在这项工作中,我们着眼于提出一种方法和相关的工具链,以便在存在过程可变性的情况下进行编程,并在工具链的所有步骤中集成功能和性能可变性信息。为此,从高层建模一直到运行时管理,垂直集成了所提出的方法。可变性信息是通过XML配置文件引入的,工具链组件可以利用该配置文件来做出适当的运行时分配决策。我们在两个多核平台上使用最新的可变性感知任务分配策略演示了建议的工具链:i)基于MIPS的GENEPY模拟器,具有4个和8个并行同类内核,以及ii)基于Tegra2的Zynq平台, FPGA已用于映射10个microblaze从内核。实验表明,所提出的工具链支持在简单而有效的编程环境中集成可变性意识。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号