首页> 外文期刊>ECN >Add-in Cores Simplify the FPGA Debug Chore
【24h】

Add-in Cores Simplify the FPGA Debug Chore

机译:附加内核简化了FPGA调试工作

获取原文
获取原文并翻译 | 示例
       

摘要

Engineers will find a variety of debugging tools among the design software offered by FPGA vendors. The tools place debug logic into a design so a host PC can access the FPGA's internal conditions, memory contents, register data, and so on. Engineers can set the trigger conditions that initiate data capture and storage of data in internal RAM. The PC, which communicates with the FPGA through a JTAG connection, also can configure internal FPGA settings and force signals into known states.rn"When engineers are up against a deadline and they must debug an FPGA chip, they don't want to create their own debug logic to probe the chip," said Brian Caslis, software marketing engineer at Lattice Semiconductor. "They need something they know will work and that they can quickly insert into their circuit."
机译:工程师将在FPGA供应商提供的设计软件中找到各种调试工具。这些工具将调试逻辑放入设计中,因此主机PC可以访问FPGA的内部条件,存储器内容,寄存器数据等。工程师可以设置触发条件,以启动数据捕获并将数据存储在内部RAM中。 PC通过JTAG连接与FPGA通讯,也可以配置内部FPGA设置并将信号强制为已知状态。rn“当工程师在最后期限之前必须调试FPGA芯片时,他们不想创建他们自己的调试逻辑来探测芯片。” Lattice Semiconductor的软件营销工程师Brian Caslis说。 “他们需要一些他们知道会起作用的东西,并且可以迅速插入电路中。”

著录项

  • 来源
    《ECN》 |2009年第5期|19-21|共3页
  • 作者

    Jon Titus;

  • 作者单位
  • 收录信息
  • 原文格式 PDF
  • 正文语种 eng
  • 中图分类
  • 关键词

  • 入库时间 2022-08-18 00:50:44

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号