首页> 外文期刊>AIP Advances >Design and investigation of a dual source and U-shaped gate TFET with n buffer and SiGe pocket
【24h】

Design and investigation of a dual source and U-shaped gate TFET with n buffer and SiGe pocket

机译:用N缓冲器和SiGe口袋进行双源和U形门TFET的设计与研究

获取原文
           

摘要

In this paper, we propose and simulate a novel structure of a double source and U-shaped gate tunnel field effect transistor (DS-UTFET) with an n buffer layer and n SiGe pocket. In order to reduce the OFF-state current, there is an n buffer layer under the n SiGe pocket in a sandwich stack; moreover, we use a source region overlap in both the vertical and lateral directions to enhance the electric field; as a result, considerable ON-state current and a high Ion/Ioff ratio are realized in the proposed structure. In our simulation, the DS-UTFET shows better performance than the UTFET, and the simulation results indicate that the ON-state currents of the DS-UTFET with and without an n buffer layer increase up to 2.52 × 10 ?4 A/ μ m and 2.47 × 10 ?4 A/ μ m, respectively, and the average subthreshold swing of the DS-UTFET with and without an n buffer layer is 35.0 mV/dec and 52.7 mV/dec, respectively, which ensures that the DS-UTFET has a fine analog and logic feature for applications; moreover, the maximum g m of the DS-UTFET with and without an n buffer layer is 519 μ S/ μ m and 493 μ S/ μ m at 1.4 V drain-to-source voltage (Vds). In addition, the RF performance of devices depends on the cut-off frequency (f T ) and gain bandwidth (GBW), and the DS-UTFET with and without an n buffer layer could achieve a maximum f T of 25.7 GHz and 22.5 GHz, respectively. Meanwhile, the DS-UTFET with and without an n buffer layer could achieve a maximum GBW of 3.56 GHz and 3.06 GHz, respectively.
机译:在本文中,我们提出并模拟了双源和U形隧道场效应晶体管(DS-UTFET)的新颖结构,用N缓冲层和N SiGe袋。为了降低断开状态电流,在夹层堆叠的N SiGe袋下面有一个N缓冲层;此外,我们在垂直和横向方向上使用源区重叠以增强电场;结果,在所提出的结构中实现了相当大的导通电流和高离子/夹型比率。在我们的仿真中,DS-UTFET显示比UTFET更好的性能,模拟结果表明DS-UTFET的导通状态电流,没有N缓冲层增加到2.52×10?4 A /μM分别为2.47×10?4A /μm,分别具有和没有N缓冲层的DS-UTFET的平均子阈值摆动分别为35.0 mV / DEC和52.7 mV / DEC,这确保了DS-UTFET具有应用的精细模拟和逻辑功能;此外,具有和不具有N缓冲层的DS-UTFET的最大G M为519μS/μM和493μS/μM,在1.4V漏极 - 源电压(VDS)。此外,设备的RF性能取决于截止频率(f t)和增益带宽(gbw),并且具有和没有n缓冲层的DS-UTFET可以实现25.7 GHz和22.5 GHz的最大F T. , 分别。同时,具有和不带N缓冲层的DS-UTFET可以分别实现3.56GHz和3.06GHz的最大GBW。

著录项

获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号