首页> 外文期刊>Computing reviews >QuickRec: prototyping an intel architecture extension for record and replay of multithreaded programs
【24h】

QuickRec: prototyping an intel architecture extension for record and replay of multithreaded programs

机译:QuickRec:对英特尔架构扩展进行原型设计,以记录和重播多线程程序

获取原文
获取原文并翻译 | 示例
           

摘要

This paper describes QuickRec, a field-programmable gate array (FPGA) implementation of hardware-assisted record replay (RnR) for an x86 processor. Record replay allows the recording of the execution of a multithreaded application, capturing all sources of nondeterminism, including input, nondeterministic instructions such as those that read the processor timestamp counter, and the interleaving of racing accesses to memory. This then allows replay of the execution, providing complete information about the execution to tools such as debuggers and race detectors, thereby enabling reasoning about it.
机译:本文介绍了QuickRec,这是一种针对x86处理器的硬件辅助记录重放(RnR)的现场可编程门阵列(FPGA)实现。记录重放允许记录多线程应用程序的执行,捕获所有不确定性源,包括输入,不确定性指令(例如读取处理器时间戳计数器的指令)以及对内存的竞争访问的交织。然后,这允许重放执行,将有关执行的完整信息提供给诸如调试器和竞争检测器之类的工具,从而可以进行推理。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号