首页> 外文期刊>IEEE Transactions on Computers >Synchronization of fault-tolerant clocks in the presence of malicious failures
【24h】

Synchronization of fault-tolerant clocks in the presence of malicious failures

机译:存在恶意故障时同步容错时钟

获取原文
获取原文并翻译 | 示例
           

摘要

The problem of achieving global clock synchronization in fault-tolerant clocks by preventing so-called multiple cliques in the presence of malicious clock failures (i.e. clock failures that are perceived differently by different nonfaulty clocks) is addressed. A solution to the problem, referred to as the averaging rule, is developed, and its use is analytically justified using the notions of clock partitions and generalized clock partitions. Experimental characterization of the multiple cliques problem has been undertaken, and certain conditions that induce their occurrence in practical hardware implementation are identified. The effects of clock-receiver triggering variations and phase-detector operating range on the instantaneous frequencies of the clock modules are investigated. The efficacy of the averaging rule is established not only by analysis but also by means of simulations and experimentation with hardware clock implementations.
机译:解决了通过在存在恶意时钟故障(即,由不同的无故障时钟不同地感知的时钟故障)的情况下防止所谓的多方团体来在容错时钟中实现全局时钟同步的问题。提出了解决该问题的方法,称为平均规则,并通过使用时钟分区和广义时钟分区的概念来分析其合理性。已经对多团问题进行了实验表征,并确定了在实际硬件实现中导致它们发生的某些条件。研究了时钟接收器触发变化和相位检测器工作范围对时钟模块瞬时频率的影响。平均规则的有效性不仅可以通过分析来确定,还可以通过硬件时钟实现的模拟和试验来确定。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号