Array Design for Trie-based IP Lookup

摘要

A novel SRAM based multi-pipeline array design is proposed for trie-based IP lookup. The new structure increases parallelism and achieves a higher throughput, making for example a 2 Tbps IP lookup speed possible. The new design is scalable and applicable to IPv6.