首页> 外文期刊>Circuitree >Challenges and Solutions in Fine Line AOI
【24h】

Challenges and Solutions in Fine Line AOI

机译:Fine Line AOI的挑战与解决方案

获取原文
获取原文并翻译 | 示例
获取外文期刊封面目录资料

摘要

High Density Interconnect (HDI) substrates incorporate fine line PCB technology- boards with narrower lines and spaces, thinner cores and higher aspect ratios. As technology is pushed to its limits, there is usually a reduction in yield. The role of inspection becomes ever more vital in overcoming yield losses. The characteristics of fine line panels raise specific challenges that make detecting defects harder. Among the issues that characterize fine line manufacturing we find: 1. Maintaining line integrity as line width drops below 50μm (2 mil). This issue becomes more severe as line width approaches 15μm (0.6 mil) 2. Obtaining the smooth surface finish mandatory for good adhesion between the copper and the laminate 3. Meeting the tighter tolerances required to control impedance 4. Embedding passive components
机译:高密度互连(HDI)基板采用了细线PCB技术,具有更窄的线和间距,更细的芯线以及更高的长宽比的电路板。随着技术的发展,其产量通常会下降。在克服产量损失方面,检查的作用变得越来越重要。细线面板的特性提出了特殊的挑战,使检测缺陷变得更加困难。在细线生产的特征中,我们发现:1.当线宽降至50μm(2 mil)以下时,保持线的完整性。当线宽接近15μm(0.6 mil)时,这个问题变得更加严重。2.获得光滑的表面光洁度,这对于铜和层压板之间的良好粘合至关重要。3.满足控制阻抗所需的更严格的公差。4.嵌入无源元件

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号