首页> 外文期刊>中兴通讯技术:英文版 >Analysis of Packet Sending and Receiving by Layer 3 Ethernet Switch CPU
【24h】

Analysis of Packet Sending and Receiving by Layer 3 Ethernet Switch CPU

机译:第3层以太网交换机CPU分析数据包发送和接收

获取原文
获取原文并翻译 | 示例
       

摘要

Designing an Ethernet switch that can assure normal interaction of protocol packets between switches in a network environment of massive traffic is an important matter. Taking the L3 Ethernet switch based on Application Specific Integrated Circuit (ASIC) as an example,this article analyzes several typical issues about packet receiving and sending by the CPU in a multi-progress environment,including CPU load,software and hardware queue settings,and communication mechanism between CPU and the switch chip. This article gives solutions to these issues mentioned above. The solutions are applicable to Network Processor (NP) issues as well.
机译:设计以太网交换机,可以确保在大规模交通的网络环境中交换机之间的协议包的正常交互是一个重要的问题。通过基于应用程序特定集成电路(ASIC)以L3以太网交换机为例,本文在多进度环境中分析了CPU的数据包接收和发送的几个典型问题,包括CPU负载,软件和硬件队列设置,以及CPU与交换机芯片之间的通信机制。本文为上述这些问题提供了解决方案。该解决方案也适用于网络处理器(NP)问题。

著录项

  • 来源
    《中兴通讯技术:英文版》 |2007年第3期|P.48-50|共3页
  • 作者

  • 作者单位
  • 收录信息
  • 原文格式 PDF
  • 正文语种 chi
  • 中图分类 TP393.11;
  • 关键词

  • 入库时间 2022-08-19 04:53:10
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号