Gate matrix layout problem plays an important role in integrated circuit design, but its optimization is NP-hard. In this paper, typical gate layout problem is analysed and adapted to neural network representation, furthermore the simulated results are given.
展开▼