首页> 外文期刊>中国物理快报:英文版 >An FPGA-Based Pulse Pile-up Rejection Technique for Photon Counting Imaging Detectors
【24h】

An FPGA-Based Pulse Pile-up Rejection Technique for Photon Counting Imaging Detectors

机译:基于FPGA的光子计数成像探测器的脉冲堆积抑制技术

获取原文
获取原文并翻译 | 示例
           

著录项

  • 来源
    《中国物理快报:英文版》 |2015年第3期|26-29|共4页
  • 作者单位

    State Key Laboratory of Particle Detection and Electronics, University of Science and Technology of China,Hefei 230026;

    Department of Modern Physics, University of Science and Technology of China, Hefei 230026;

    No.38 Research Institute, China Electronics Technology Group Corporation, Hefei 230088;

    State Key Laboratory of Particle Detection and Electronics, University of Science and Technology of China,Hefei 230026;

    Department of Modern Physics, University of Science and Technology of China, Hefei 230026;

    State Key Laboratory of Particle Detection and Electronics, University of Science and Technology of China,Hefei 230026;

    Department of Modern Physics, University of Science and Technology of China, Hefei 230026;

    Hefei National Laboratory for Physical Sciences at the Microscale, University of Science and Technology of China,Hefei 230026;

    State Key Laboratory of Particle Detection and Electronics, University of Science and Technology of China,Hefei 230026;

    Department of Modern Physics, University of Science and Technology of China, Hefei 230026;

  • 收录信息 中国科学引文数据库(CSCD);中国科技论文与引文数据库(CSTPCD);
  • 原文格式 PDF
  • 正文语种 eng
  • 中图分类
  • 关键词

获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号