首页> 外文学位 >Novel Low Voltage Power MOSFETs with Improved DC and Switching Characteristics.
【24h】

Novel Low Voltage Power MOSFETs with Improved DC and Switching Characteristics.

机译:具有改进的直流和开关特性的新型低压功率MOSFET。

获取原文
获取原文并翻译 | 示例

摘要

In recent years, low-voltage power MOSFETs are actively developed due to the expansion of their applications in various areas such as automotive electronics, computer peripherals, potable electronics, wireless communications, etc. Small conduction and switching loss, high switching speed, high reliability and simple fabrication process are demanded in low-voltage power MOSFETs. In order to meet these requirements, low-voltage power MOSFETs with small specific on-resistance, small parasitic capacitance and high ruggedness at inductive operations have to be developed. In this thesis, several novel low-voltage power MOSFETs are proposed and implemented to improve these device characteristics.;First, a novel sub-20V planar power MOSFET using implantation to form the body and JFET regions is proposed and experimentally demonstrated. The novel device showed a 32 % reduction in the specific on-resistance, a 28% improvement in the figure-of-merit and a 3x reduction in the threshold voltage variation compared to that of the conventional planar DMOSFET. The device is promising for sub-20V dc/dc conversion applications. Second, a 30 V planar power MOSFET with a segmented JFET region is proposed and experimentally demonstrated. The novel device showed a 51 % reduction in the gate-drain charge density and a 48 % improvement in the figure-of-merit compared to that of the conventional planar DMOSFET. The device is very suitable to be used in 30 V power switching applications.;Finally, two 40 V trench power MOSFETs with thin source regions, including the vertical source region and the inverted L-shaped source region, are proposed and experimentally demonstrated. The novel vertical source device showed a 69 % enhancement in the avalanche energy absorption at unclamped inductive switching (UIS) and a 32 % reduction in the specific on-resistance compared to that of the conventional trench DMOSFET. The novel L-shaped source device showed a 2x enhancement in the avalanche energy absorption and a 30 % reduction in the specific on-resistance compared to that of the conventional trench DMOSFET. The novel devices are very promising for many automotive and switching power supply applications which involve inductive loads.
机译:近年来,由于低压功率MOSFET在汽车电子,计算机外围设备,便携式电子,无线通信等各个领域的应用不断扩展,因此积极开发。导通和开关损耗小,开关速度快,可靠性高。低压功率MOSFET需要一种简单的制造工艺。为了满足这些要求,必须开发一种具有较低的比导通电阻,较小的寄生电容以及在感应操作时具有高强度的低压功率MOSFET。本文提出并实现了几种新型的低压功率MOSFET,以改善这些器件的特性。首先,提出并通过实验证明了一种新型的20V以下平面功率MOSFET,采用注入法形成了基体和JFET区域。与传统的平面DMOSFET相比,该新型器件的比导通电阻降低了32%,品质因数提高了28%,阈值电压变化降低了3倍。该器件有望用于20V以下的dc / dc转换应用。其次,提出并通过实验证明了具有分段JFET区域的30 V平面功率MOSFET。与传统的平面DMOSFET相比,该新型器件的栅极-漏极电荷密度降低了51%,品质因数提高了48%。该器件非常适合用于30 V电源开关应用。最后,提出并通过实验证明了两个具有薄源区的40 V沟槽功率MOSFET,包括垂直源区和倒L形源区。与传统沟槽DMOSFET相比,新型垂直源器件在未钳位电感开关(UIS)处的雪崩能量吸收提高了69%,比导通电阻降低了32%。与传统沟槽DMOSFET相比,新型L形源器件的雪崩能量吸收提高了2倍,比导通电阻降低了30%。对于涉及电感负载的许多汽车和开关电源应用,该新型器件非常有前途。

著录项

  • 作者

    Ng, Chun Wai.;

  • 作者单位

    Hong Kong University of Science and Technology (Hong Kong).;

  • 授予单位 Hong Kong University of Science and Technology (Hong Kong).;
  • 学科 Engineering Electronics and Electrical.
  • 学位 Ph.D.
  • 年度 2010
  • 页码 145 p.
  • 总页数 145
  • 原文格式 PDF
  • 正文语种 eng
  • 中图分类
  • 关键词

  • 入库时间 2022-08-17 11:37:02

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号