首页> 外文会议>Twenty-Eighth Annual IEEE Applied Power Electronics Conference and Exposition >A 4.6W/mm2 power density 86 efficiency on-chip switched capacitor DC-DC converter in 32 nm SOI CMOS
【24h】

A 4.6W/mm2 power density 86 efficiency on-chip switched capacitor DC-DC converter in 32 nm SOI CMOS

机译:在32 nm SOI CMOS中的4.6W / mm 2 功率密度86%效率的片上开关电容器DC-DC转换器

获取原文
获取原文并翻译 | 示例

摘要

The future trends in microprocessor supply current requirements represent a bottleneck for next generation high-performance microprocessors since the number of supply pins will constitute an increasingly larger fraction of the total number of package pins available. This leaves few pins available for signaling. On-chip power conversion is a means to overcome this limitation by increasing the input voltage - thereby reducing the input current - and performing the final power conversion on the chip itself. This paper details the design and implementation of on-chip switched capacitor converters in deep submicron technologies. High capacitance density deep trench capacitors with a low parasitic bottom plate capacitor ratio available in the technology facilitate high power density and efficiency in on-chip switched capacitor converter implementations. The measured performance of a 2 ∶ 1 voltage conversion ratio on-chip switched capacitor converter implemented in 32nm SOI CMOS technology with 1.8V input voltage results in a power density of 4.6W/mm2 at 86% efficiency when operated at a switching frequency of 100MHz.
机译:微处理器电源电流需求的未来趋势是下一代高性能微处理器的瓶颈,因为电源引脚的数量将占可用封装引脚总数的越来越大的一部分。剩下的几个引脚可用于发信号。片上功率转换是通过增加输入电压-从而减小输入电流-并在芯片本身上执行最终功率转换来克服此限制的一种手段。本文详细介绍了深亚微米技术中的片上开关电容器转换器的设计和实现。该技术中可用的具有低寄生底板电容器比率的高电容密度深沟槽电容器有助于片上开关电容器转换器实现中的高功率密度和效率。测量的采用32nm SOI CMOS技术,输入电压为1.8V的2:1电压转换比的片上开关电容器转换器的性能可在效率为86%时产生4.6W / mm 2 的功率密度当以100MHz的开关频率工作时。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号