首页> 外文会议>IEEE symposium on FPGAs for custom computing machines >Rapid prototyping of a RISC architecture for implementation in FPGAs
【24h】

Rapid prototyping of a RISC architecture for implementation in FPGAs

机译:用于FPGA的RISC架构的快速原型设计

获取原文
获取外文期刊封面目录资料

摘要

This paper focuses on the use of a rapid prototyping system to develop a simple RISC microprocessor architecture for implementation in field programmable gate arrays. The rapid prototyping system enables engineers and academic professionals to quickly place new concepts into circuitry, thus bypassing the traditional lengthy design time. The system consists of object-based component libraries, created using a standard hardware-description language, along with simulation tools for visual performance verification. Microprocessors based on this architecture have been implemented in various forms of programmable logic to demonstrate the validity of using the rapid prototyping system to create custom computing machines.
机译:本文侧重于使用快速原型制作系统,开发简单的RISC微处理器架构,用于在现场可编程门阵列中实现。快速的原型制作系统使工程师和学术专业人员能够快速将新概念放入电路中,从而绕过传统的冗长设计时间。该系统由基于对象的组件库组成,使用标准硬件描述语言创建,以及用于可视性能验证的仿真工具。基于该架构的微处理器已经以各种形式的可编程逻辑实现,以演示使用快速原型制作系统创建定制计算机的有效性。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号