首页> 外文会议>European Symposium on Research in Computer Security >Compiling Low Depth Circuits for Practical Secure Computation
【24h】

Compiling Low Depth Circuits for Practical Secure Computation

机译:编译低深度电路以进行实用安全计算

获取原文

摘要

With the rise of practical Secure Multi-party Computation (MPC) protocols, compilers have been developed that create Boolean or Arithmetic circuits for MPC from functionality descriptions in a high-level language. Previous compilers focused on the creation of size-minimal circuits. However, many MPC protocols, such as GMW and SPDZ, have a round complexity that is dependent on the circuit's depth. When deploying these protocols in real world network settings, with network latencies in the range of tens or hundreds of milliseconds, the round complexity quickly becomes a significant performance bottleneck. In this work, we present ShallowCC, a compiler extension that creates depth minimized Boolean circuits from ANSI-C. We first introduce novel optimized building blocks that are up to 50% shallower than previous constructions. Second, we present multiple high- and low-level depth minimization techniques and implement these in the existing CBMCGC compiler. Our experiments show significant depth reductions over hand-optimized constructions (for some applications up to 2.5×), while maintaining a circuit size that is competitive with size-minimizing compilers. Evaluating exemplary functionalities in a GMW framework, we show that depth reductions lead to significant speed-ups in any real-world network setting. For an exemplary biometric matching application we report a 400× speed-up in comparison with a circuit generated from a size-minimizing compiler.
机译:随着实用安全多方计算(MPC)协议的兴起,已经开发了编译器,从而为MPC创建来自高级语言的功能描述的布尔或算术电路。以前的编译器专注于创建大小最小电路。然而,许多MPC协议,例如GMW和SPDZ,具有往复式的复杂性,这些复杂性取决于电路的深度。在现实世界网络设置中部署这些协议时,在数十或数百毫秒范围内的网络延迟,圆形复杂性迅速成为显着的性能瓶颈。在这项工作中,我们呈现DruityCC,一个编译器扩展名从ANSI-C创建深度最小化的布尔电路。我们首先介绍新颖的优化构建块,比以前的结构高达50%。其次,我们在现有的CBMCGC编译器中呈现多种高级和低级深度最小化技术并实现这些技术。我们的实验表现出在手工优化的结构上显着的深度减少(对于一些高达2.5×),同时保持与尺寸最小化编译器具有竞争力的电路尺寸。评估GMW框架中的示例性功能,我们表明深度减少导致任何现实世界网络设置中的显着加速。对于示例性生物识别匹配应用程序,我们报告了400×加速,与从尺寸最小化编译器产生的电路相比。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号