首页> 外文会议>International Conference on Communications >The Anatomy of a Quasi-Static Arithmetic Encoder
【24h】

The Anatomy of a Quasi-Static Arithmetic Encoder

机译:准静态算术编码器的解剖

获取原文

摘要

The paper proposes a new architecture for arithmetic encoders called Quasi-Static. Unlike the classical implementations, the Quasi-Static Encoder buffers the input stream and uses a static model for encoding the data in the buffer. The big advantage of such approach is the higher encoding speed obtained however with the price of slight degraded compression rates. The Quasi-Static Encoder is tested on three types of data - English text, log files and binary files - and compared with two dynamic arithmetic encoders. For 128kB buffers, the Quasi-Static Encoder is about 3.6 times faster than the dynamic counterparts. The loss in compression rate depends on data type and the considered dynamic implementation. The Quasi-Static Encoder outperforms Dippenstein's implementation on English texts and exe files and is below Sachin Garg implementation that gains between 0.08 and 0.20 bpb in compression rate.
机译:本文提出了一种新的算术编码器的新架构,称为准静态。与古典实现不同,准静态编码器缓冲输入流,并使用用于对缓冲区中的数据进行编码的静态模型。这种方法的大优点是较高的编码速度,但具有轻微降级的压缩率的价格。准静态编码器在三种类型的数据 - 英语文本,日志文件和二进制文件上进行测试 - 并与两个动态算术编码器进行比较。对于128KB缓冲区,准静态编码器比动态对应物速度快3.6倍。压缩率的损失取决于数据类型和所考虑的动态实现。准静态编码器优于Dippenstein在英语文本和EXE文件上的实现,并低于Sachin Garg实现,以0.08和0.20bpb的压缩率下降。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号