首页> 外文会议>IEEE Annual India Conference >Low sidelobe level microstrip patch array: EM design and performance analysis
【24h】

Low sidelobe level microstrip patch array: EM design and performance analysis

机译:低侧链级微带贴片阵列:EM设计和性能分析

获取原文

摘要

A high performance low-profile antenna array with low sidelobe level (SLL) and optimum beamwidth is in general preferred in several communication related applications. In this paper a planar microstrip array antenna with low SLL up to -20 dB and high gain performance is designed for 10 GHz. The dimensions of patch antenna is tapered to achieve low SLL. The results for patch array with individual feed and a common feed are presented.
机译:具有低侧倍细电平(SLL)和最佳波束宽度的高性能低调天线阵列在几种通信相关的应用中,通常优选。在本文中,设计了低于-20 dB的低SLL和高增益性能的平面微带阵列天线。贴片天线的尺寸是锥形的,以实现低SLL。提出了具有单独馈送的贴片阵列的结果和常用源。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号