首页> 外文会议>International Workshop on Symbolic and Numerical Methods, Modeling and Applications to Circuit Design >An extended CAD methodology for sizing low-power low-voltage OTA architectures in decananometric technologies
【24h】

An extended CAD methodology for sizing low-power low-voltage OTA architectures in decananometric technologies

机译:扩展CAD方法,用于在Decanantric Technologies中施加低功耗低压OTA架构

获取原文
获取外文期刊封面目录资料

摘要

This paper presents an extended CAD tool compatible with decananometric technologies for sizing OTA architectures. This is based on an extension of the gm/I methodology which uses, as inputs, parameters directly extracted from foundry models and can hence be easily ported to different technologies. This tool was developed in order to fasten and automate design for each OTA architecture. From fixed power consumption, the gain (Av), gain-bandwidth product (GBW), and unity gain frequency (fT) are compared among the analyzed performances. Examples are given in a bulk CMOS 65nm technology.
机译:本文介绍了一个扩展的CAD工具,兼容DEDANINATIC技术,用于施加OTA架构。这是基于G M / I方法的扩展,该方法用作从铸造模型直接提取的参数,因此可以轻松移植到不同的技术。此工具是开发的,以便为每个OTA架构进行紧固和自动化设计。从固定功耗,在分析的表演中比较了增益(A V ),增益带宽产品(GBW)和UNICS增益频率(F T )。实施例以散装CMOS 65NM技术给出。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号