FPGA Implementation of the Flux Tensor Moving Object Detection Method

摘要

In this paper a hardware implementation in a field programmable gate array (FPGA) device of moving object segmentation using the flux tensor (FT) method is presented. The used algorithm and its parallelized version are described in details. The designed module has been verified on the VC 707 development board with Virtex 7 FPGA device for the following video stream parameters: 720 × 576 @ 50 fps (25 MHz pixel clock), 1280 × 720 @ 50 fps (74.25 MHz pixel clock) and 1920 × 1080 @ 50 fps (148.5 MHz pixel clock). Additionally, the computing performance and power consumption have been estimated. The proposed module outperforms the previous FT implementations both in terms of real-time processing capabilities for high-definition stream, as well as energy efficiency.