A Clock generator using Voltage Regulated VCO

摘要

A clock generator using PLL with ring VCO is described in this paper. The circuit consists of voltage regulated VCO as a clock-distributor for quard phase and uses in receiver state. Total circuit was designed for fabrication using 0.18um 1P6M CMOS proces and tested for 850MHz quard-phase PLL output results.