Implemenation of a color edge detection operator in FPGA architecture

摘要

In this article we present the study of a color edge extractor operator. We make an evaluation of the costs in terms of die size and latency time in the case of an implementation in F.P.G.A. This makes it possible to operate at 25 images/second and thus satisfy a lot of industrial applications.