首页> 外文会议>International Symposium on Microarchitecture >Composable Building Blocks to Open up Processor Design
【24h】

Composable Building Blocks to Open up Processor Design

机译:可组合的构建块,用于打开处理器设计

获取原文

摘要

We present a framework called Composable Modular Design (CMD) to facilitate the design of out-of-order (OOO) processors. In CMD, (1) The interface methods of modules provide instantaneous access and perform atomic updates to the state elements inside the module; (2) Every interface method is guarded, i.e., it cannot be applied unless it is ready; and (3) Modules are composed together by atomic rules which call interface methods of different modules. A rule either successfully updates the state of all the called modules or it does nothing. CMD designs are compiled into RTL which can be run on FPGAs or synthesized using standard ASIC design flows. The atomicity properties of interfaces in CMD ensures composability when selected modules are refined selectively. We show the efficacy of CMD by building a parameterized out-of-order RISC-V processor which boots Linux and runs on FPGAs at 25 MHz to 40 MHz. We also synthesized several variants of it in a 32 nm technology to run at 1 GHz to 1.1 GHz. Performance evaluation shows that our processor beats in-order processors in terms of IPC but will require more architectural work to compete with wider superscalar commercial ARM processors. Modules designed under the CMD framework (e.g., ROB, reservation stations, load store unit) can be used and refined by other implementations. We believe that this realistic framework can revolutionize architectural research and practice as the library of reusable components grows.
机译:我们提出了一个称为可组合模块化设计(CMD)的框架,以便于设计无序(OOO)处理器。在CMD中,(1)模块的接口方法提供瞬时访问并对模块内的状态元素执行原子更新; (2)每个接口方法都保护,即,除非准备就绪,否则无法应用; (3)模块由原子规则组成,原子规则调用不同模块的接口方法。规则成功更新所有被叫模块的状态,或者它没有任何作用。 CMD设计编译成RTL,可在FPGA上运行或使用标准ASIC设计流程进行。 The atomicity properties of interfaces in CMD ensures composability when selected modules are refined selectively.我们通过构建参数化超出RISC-V处理器的CMD的效果,该处理器靴子Linux,在25 MHz至40 MHz的FPGA上运行。我们还在32 nm技术中综合了其中的几种变体,以在1 GHz到1.1 GHz。性能评估表明,我们的处理器在IPC方面击败了订购处理器,但需要更多的架构工作来与更广泛的超卡商业臂处理器竞争。可以通过其他实现使用和精制设计在CMD框架(例如,ROB,预订站,负载存储单元)下设计的模块。我们认为,这一现实框架可以彻底改变建筑研究和实践,因为可重复使用的成分增长。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号