首页> 外文会议>International Symposium on VSLI Design and Test >Design of Push-Pull Dynamic Leaker Circuit for a Low Power Embedded Voltage Regulator
【24h】

Design of Push-Pull Dynamic Leaker Circuit for a Low Power Embedded Voltage Regulator

机译:低功耗嵌入式电压稳压器推拉动态泄漏电路的设计

获取原文

摘要

A novel technique of fast transient response for a low power voltage regulator for embedded applications has been presented in this paper. Push-pull dynamic leaker circuit has been used to get fast transient response. Push-pull dynamic leaker paths help to reduce both peaks and dips at the output due to momentary load transients or line transients. Leaker paths work either as a source or sink path for the load current depending upon the requirement of load current and supply voltage. Introduction of push pull dynamic leaker paths in parallel to a linear regulator also helps to drastically reduce settling time with marginal increment of static power loss. Proposed dynamic leaker circuit is implemented with current control voltage regulator in 0.18μm CMOS process for 3.3V to 1.35V conversion and tested in silicon. Measurement result shows, 10% settling time of the regulator is less than 200ns, whereas peak at the output is 1.49V and dips at the output is 1.04V due to 15mA load transient in 1nS.
机译:本文已经提出了一种新的用于嵌入式应用的低功率电压调节器的快速瞬态响应技术。推挽动态泄漏电路已被用于获得快速的瞬态响应。推拉动态泄漏路径有助于减少由于瞬时负载瞬变或线路瞬变输出的峰值和垂度。根据负载电流和电源电压的要求,漏电路径作为负载电流的源或散路路径。推动推挽式动态泄漏器路径并联到线性调节器也有助于大幅减少静态功率损耗的边际增量的稳定时间。提出的动态泄漏电路采用0.18μmCMOS工艺中的电流控制电压调节器实现,用于3.3V至1.35V转换并在硅中进行测试。测量结果表明,调节器的10%沉积时间小于200NS,而输出处的峰值为1.49V,由于15mA负载瞬态,输出为1.04V,1ns。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号