首页> 外文会议>IEEE Global Telecommunications Conference >A VC-merge capable switch reducing buffer requirement by sharing reassembly buffers in MPLS
【24h】

A VC-merge capable switch reducing buffer requirement by sharing reassembly buffers in MPLS

机译:通过在MPLS中共享重组缓冲区,可以通过分享重组缓冲区来降低缓冲区要求的VC合并功能

获取原文

摘要

In MPLS(MultiProtocol Label Switching), VC-merge (Virtual Circuit-merge) is known as a scalable technique to reduce the total number of VC. However, in the conventional VC-merge capable switch, the number of reassembly buffers greatly in-creases as switch size grows large. In this paper, we propose a VC-merge capable switch with less buffer requirement. In the proposed model, we can reduce the number of reassembly buffers and decrease the access speed of buffer memory since we can share reassembly buffers between the cells arrived at all input ports by controller. We compare the packet loss probability and the mean system delay performance of the proposed model with those of the conventional model by computer simulations. As a result, we show that the number of reassembly buffers decreases on the order of O(N) and the access speed of buffer memory becomes low. Therefore, the proposed model is effective in MPLS.
机译:在MPLS(多协议标签切换)中,VC合并(虚拟电路合并)被称为可扩展技术,以减少VC的总数。然而,在传统的VC合并能力的开关中,随着开关尺寸的增加,重组缓冲区的重组缓冲区的数量大。在本文中,我们提出了一个具有较少缓冲区要求的VC合并功能。在所提出的模型中,我们可以减少重组缓冲区的数量,并降低缓冲存储器的访问速度,因为我们可以通过控制器的所有输入端口到达的单元格之间共享重组缓冲区。我们通过计算机模拟比较了所提出的模型提出模型的分组损耗概率和平均系统延迟性能。结果,我们表明,重组缓冲区的数量在O(n)的顺序上减小,缓冲存储器的访问速度变低。因此,所提出的模型在MPLS中有效。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号