首页> 外文会议>International Symposium on Power Semiconductor Devices and ICs >Design of a monolithic low voltage high efficiency boost DC-DC converter ASIC based on 0.5/spl mu/m CMOS process
【24h】

Design of a monolithic low voltage high efficiency boost DC-DC converter ASIC based on 0.5/spl mu/m CMOS process

机译:基于0.5 / SPL MU / M CMOS工艺的单片低压高效率升压DC-DC转换器ASIC设计

获取原文

摘要

The earth is mobile. There is a huge market for mobile power today and in the future. Efficient performance, functionality, small profile and low cost are the most wanted features for mobile power management ICs. Compared with the discrete switching DC-DC converter, monolithic integration brings a lot of benefits and new design issues. In this work, a monolithic low voltage high efficiency step-up DC-DC converter for nickel metal hydride or alkaline battery powered applications is designed, based on a low voltage CMOS process. Several novel design concepts are proposed for compensator design, low voltage startup, light load efficiency and power device optimization.
机译:地球是移动的。今天和将来会有一个巨大的移动电力市场。高效的性能,功能,小型档案和低成本是移动电源管理IC的最想要的功能。与离散开关DC-DC转换器相比,单片集成带来了很多好处和新的设计问题。在这项工作中,基于低电压CMOS工艺设计了一种用于镍金属氢化物或碱性电池供电应用的单片低压高效率升压DC-DC转换器。提出了几种新颖的设计概念,用于补偿器设计,低压启动,轻负载效率和功率器件优化。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号