Performances And Limitations Of A Technique For Background Calibration Of Capacitor Mismatch Errors In Pipelined A/D Converters

摘要

This paper analyses the performances of a recently proposed background calibration technique with digital cancellation of D/A converter noise, which has been recently proposed for highspeed, high-resolution, pipelined Analog-to-Digital Converters (ADCs).