首页> 外文会议>IEEE Annual Power Electronics Specialists Conference >Reliable worst-case tolerance design of feedback regulated DC-DC converters by evolutionary algorithms and interval arithmetic
【24h】

Reliable worst-case tolerance design of feedback regulated DC-DC converters by evolutionary algorithms and interval arithmetic

机译:通过进化算法和间隔算术,可靠的最坏情况对反馈调节的DC-DC转换器的可靠性设计

获取原文

摘要

In this paper a reliable approach to the tolerance design of electronic circuits is presented. Firstly, the tolerances of parameters are maximized by means of an evolutionary algorithm according to the design constraints. This optimization step is based on vertex analysis: each candidate solution is considered as feasible if the design constraints are fulfilled in all of the vertices of the tolerance region corresponding to that solution. This approach ensures fast computation and good results provided that the region of acceptability is convex and simply connected. Otherwise, the actual feasibility of the designed tolerance region is verified. To this purpose, a recursive divide-and-conquer algorithm based on Interval Arithmetic is used. It allows detecting possible unfeasibility pockets included in the designed tolerance region and neglected during the optimization step. Any portion of the boundaries of the region of acceptability that is included in the tolerance region is identified and the analysis is refined across it. The technique proposed in the paper has been applied to the tolerance design of two different possible realizations of the feedback control network of a voltage-mode regulated dc-dc converter. The results show that the method guarantees a considerable enlargement of the parameters' tolerances up to the boundary of the region of acceptability. Moreover, a reliable and efficient validation of the designed tolerance region is performed even in presence of non-convex and not simply connected region of acceptability.
机译:本文提出了一种可靠的电子电路公差设计方法。首先,参数的公差通过根据设计约束的进化算法最大化。该优化步骤基于顶点分析:如果在对应于该解决方案的公差区域的所有顶点中满足设计约束,则认为每个候选解决方案都被认为是可行的。此方法可确保快速计算和良好的结果,条件规定是可接受性区域凸面并简单地连接。否则,验证了设计的公差区域的实际可行性。为此目的,使用基于间隔算法的递归划分和征管算法。它允许检测在优化步骤期间包括在设计的公差区域中的可能的不一致性袋并被忽略。鉴定了包含在公差区域中包括在公差区域中的可接受区域的边界的任何部分,并在其上进行分析。本文提出的技术已经应用于电压模式调节DC-DC转换器的两种不同可能的实现的公差设计。结果表明,该方法可确保参数对可接受区域的边界的相当大的放大。此外,即使在存在非凸起的情况下也是在非凸起的情况下实现设计公差区域的可靠和有效的验证,而不是仅连接的可接受性区域。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号