Hardware Implementation of an Analog Accumulator For On-chip B Learning Neural Networks

摘要

An analog accumulator is proposed in this paper. It is used in an on-chip BP (Back-Propagation) batch learning neural network. The proposed circuit has been fabricated with 1.2-μm CMOS, double-poly-silicon, double-metal technology. Experiment results show that the circuit achieves the analog accumulation function.