首页> 外文会议>International Workshop on Applied Parallel Computing >An Implementation of Parallel 1-D FFT Using SSE3 Instructions on Dual-Core Processors
【24h】

An Implementation of Parallel 1-D FFT Using SSE3 Instructions on Dual-Core Processors

机译:双核处理器上的SSE3指令的并行1-D FFT的实现

获取原文

摘要

In the present paper, an implementation of a parallel one-dimensional fast Fourier transform (FFT) using Streaming SIMD Extensions 3 (SSE3) instructions on dual-core processors is proposed. Combination of vectorization and the block six-step FFT algorithm is shown to effectively improve performance. The performance results for one-dimensional FFTs on dual-core Intel Xeon processors are reported. We successfully achieved performance of approximately 2006 MFLOPS on a dual-core Intel Xeon PC (2.8 GHz, two CPUs, four cores) and approximately 3492 MFLOPS on a dual-core Intel Xeon 5150 PC (2.66 GHz, two CPUs, four cores) for a 220-point FFT.
机译:在本文中,提出了使用流式SIMD扩展3(SSE3)关于双核处理器的指令的并联一维快速傅里叶变换(FFT)的实现。矢量化的组合和框六步FFT算法显示有效提高性能。报道了双核英特尔Xeon处理器一维FFT的性能结果。我们成功实现了双核Intel Xeon PC(2.8GHz,两个CPU,四个核心)上大约2006年MFLOPS的性能,以及双核Intel Xeon 5150 PC(2.66GHz,两个CPU,四个核心)上大约3492个MFLOPS 220点FFT。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号