A module generator for efficient pipelined multipliers is presented, which can be used for hardware emulation systems based on Xilinx XC4000 FPGAs. Different pipelining schemes, word-widths, and optimization with regard to constant operands are implemented. Due to the adaptation to the underlying architecture, clock frequencies of at least 139MHz are achievable for wordwidths up to 10 bit.
展开▼
