【24h】

Design of Thermometer Coding and One-Hot Coding

机译:温度计编码设计和单热编码

获取原文
获取外文期刊封面目录资料

摘要

In this paper, two new efficient modular adders are implemented using basic logic gates. The designed modular adder consists of AND gates and OR gates. Modular addition is the most important and frequent operation applied to the components of Residues number systems. The technology used for designing these adders is Verilog coding in Xilinx ISE 14.7. The conventional mux’s based method consists of decoder and encoder to covert one of the operand to binary format in both the techniques. The small and medium dynamic range requirements of low-power embedded and edge devices make the usage of the thermometer coding and one-hot coding viable, reducing the power consumption and improving the energy efficiency of modulo addition in comparison to regular binary representations. The major problem with the conventional method is increase in transistor count, delay, power consumption and area. This research work principally concentrated to curtail the power consumption and to increase the performance of the mux based structure by replacing the multiplexers with the basic logic gates so as to reduce the delay. With the purpose of reducing power consumption, AND and OR gates are implemented using various logics such as Complementary metal oxide semiconductor (CMOS) logic, AND-OR Inverter (AOI), OR- AND Inverter (OAI) logic. Performance parameters of thermometer and one-hot coding such as conversion time as well as average power calculated and compared. It is verified obtained using logic gates are average power 14.68mW, 15.36mW and delay 7.915ns, 6.608ns and area i.e., LUTs used are less compared to the mux based structure and with other designs.
机译:在本文中,使用基本逻辑门实现了两个新的高效模块化添加剂。设计的模块化加法器包括和门和或门。模块化添加是应用于残留号码系统组件的最重要和频繁的操作。用于设计这些添加剂的技术是Xilinx ISE 14.7中的Verilog编码。传统的Mux的方法由解码器和编码器组成,以在这两种技术中覆盖到二进制格式的一个操作数。低功耗嵌入式和边缘设备的中小型动态范围要求使得温度计编码和一次热编码的使用,降低功耗并提高模数加入的能效与常规二进制表示相比。传统方法的主要问题是晶体管计数,延迟,功耗和面积增加。本研究主要集中于缩小功耗,并通过用基本逻辑门更换多路复用器来增加基于多路复用器的结构的性能,以减少延迟。通过降低功耗的目的,使用诸如互补金属氧化物半导体(CMOS)逻辑,和 - 或逆变器(AOI),或逆变器(OAI)逻辑等各种逻辑来实现和或栅极。温度计和单热编码的性能参数,如转换时间以及计算和比较平均功率。它经过逻辑门获得的验证是平均功率14.68mW,15.36mW和延迟7.915ns,6.608ns和区域,所使用的LUTS与基于MUX的结构和其他设计相比。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号