首页> 外文会议>International Conference on Computer Design >Architectural enhancements for fast subword permutations with repetitions in cryptographic applications
【24h】

Architectural enhancements for fast subword permutations with repetitions in cryptographic applications

机译:Cryptogation应用中重复的快速子字置换的架构增强功能

获取原文

摘要

We propose two new instructions, swperm and sieve, that can be used to efficiently complete an arbitrary bit-level permutation of an n-bit word with or without repetitions. Permutations with repetitions are rearrangements of an ordered set in which elements may replace other elements in the set; such permutations are useful in cryptographic algorithms. On a 4-way superscalar processor, an arbitrary 64-bit permutation with repetitions of 1-bit subwords can be completed in 11 instructions and only 4 cycles using the two proposed instructions. For subwords of size 4 bits or greater, an arbitrary permutation with repetitions of a 64-bit register can be completed in a single cycle using a single swperm instruction. This improves upon previous permutation instruction proposals that require log(r) sequential instructions to permute r subwords of a 64-bit word without repetitions. Our method requires fewer instructions to permute 4-bit or larger subwords packed in a 64-bit register and fewer execution cycles far 1-bit subwords on wide superscalar processors.
机译:我们提出了两个新的指令,SWPERM和筛子,可用于有效地完成与或没有重复的N位单词的任意比特级置换。重复的排列是排序集的重排,其中元素可以替换集合中的其他元素;这种排列在密码算法中有用。在四向超卡处理器上,可以在11个指令和使用两个所提出的指令中完成1位子字的任意64位置换。对于大小4比特或更大的子字,可以使用单个SWPERM指令在单个周期中完成具有64位寄存器的重复的任意置换。这改善了先前的置换指令提议,其需要日志(R)顺序指令以在没有重复的情况下释放64位字的R子字。我们的方法需要较少的指令来释放在64位寄存器中的释放4位或更大的子字,并且在宽超高的超高级处理器上的执行循环更少的执行周期。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号