首页> 外文会议>Design Automation, 1995. DAC '95. 32nd Conference on >On Test Set Preservation of Retimed Circuits
【24h】

On Test Set Preservation of Retimed Circuits

机译:重定时电路的测试集保存

获取原文

摘要

Recently, it has been shown that retiming has a very strong impact on the run time of sequential, structural automatic test pattern generators (ATPGs), as well as the levels of fault coverage and fault efficiency attained. In this paper, we show that retiming preserves testability with respect to a single stuck-at fault test set by adding a prefix sequence of a pre-determined number of arbitrary input vectors. Experimental results show that high fault coverages can be achieved on high performance circuits optimized by retiming with a much less CPU time (a reduction of two orders of magnitude in several instances) than if ATPG is attempted directly on those circuits.
机译:最近,已经表明,重定时对顺序结构自动测试模式生成器(ATPG)的运行时间以及所达到的故障覆盖范围和故障效率具有很大的影响。在本文中,我们证明了通过添加预定数目的任意输入向量的前缀序列,重定时可以保留单个故障测试集的可测试性。实验结果表明,与直接在这些电路上尝试使用ATPG相比,通过重新定时以更少的CPU时间(在某些情况下减少两个数量级)进行优化,就可以在高性能电路上实现较高的故障覆盖率。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号