首页> 外文会议>International Conference on VLSI Design;International Conference on Embedded Systems >An Adaptive Deflection Router with Dual Injection and Ejection Units for Mesh NoCs
【24h】

An Adaptive Deflection Router with Dual Injection and Ejection Units for Mesh NoCs

机译:具有网状NoC的双注入和弹出单元的自适应偏转路由器

获取原文

摘要

With the ever increasing core counts in Chip Multi-Processors (CMPs), Network-on-Chip (NoC) has emerged as a preferred framework for communication among various chip components. Among other factors, energy efficiency and congestion management play a vital role in identifying an efficient NoC design. Thus, NoCs with side-buffered deflection routers have gained popularity; mainly because of their simplicity in router design, low energy consumption and better load balancing capacity. Standing on the shoulders of existing state of the art, this paper proposes ADIEU; An Adaptive Deflection Router With Dual Injection and Ejection Units. This router has dual injection units and a minimal set of side-buffers to make adaptive routing decisions. Experimental results on the proposed microarchitecture using both real and synthetic workloads shows reduced average latency, buffer occupancy and deflection rate of flits when compared with the existing side-buffered deflection routers without any change in the critical path delay.
机译:随着芯片多处理器(CMP)中核心数量的不断增加,片上网络(NoC)已经成为各种芯片组件之间进行通信的首选框架。除其他因素外,能源效率和拥堵管理在确定有效的NoC设计中起着至关重要的作用。因此,带有侧缓冲偏转路由器的NoC受到欢迎。主要是因为它们的路由器设计简单,能耗低,负载平衡能力更好。站在现有技术的肩膀上,本文提出了ADIEU。具有双注射和注射单元的自适应偏转路由器。该路由器具有双注入单元和最少的一组侧缓冲区,可以做出自适应路由决策。与实际的侧缓冲偏转路由器相比,在关键路径延迟上没有任何变化的情况下,在使用实际和合成工作负载的拟议微体系结构上的实验结果表明,平均等待时间,缓冲区占用率和碎片偏移率均降低。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号