A floating-point validation suite for high-performance shared anddistributed memory computing systems

摘要

A methodology to systematically identify and isolate bugs infloating point implementation in high performance multiple CPU computingsystems is formulated. A validation suite is written and tested. Resultsshow improper implementation. Proper implementation guidelines aresuggested and prototyped