首页> 外文会议>Design, Automation and Test in Europe Conference and Exhibition >Resource-Aware MapReduce Runtime for Multi/Many-core Architectures
【24h】

Resource-Aware MapReduce Runtime for Multi/Many-core Architectures

机译:多/多核体系结构的资源感知MapReduce运行时

获取原文

摘要

Modern multi/many-core processors exhibit high integration densities, e.g. up to several dozens or hundreds of cores. To ease the application development burden for such systems, various programming frameworks have emerged. The MapReduce programming model, after having demonstrated its usability in the area of distributed systems, has been adapted to the needs of shared-memory many-core and multi-processor systems, showing promising results in comparison with conventional multi-threaded libraries, e.g. pthreads. In this paper, we propose a novel resource-aware MapReduce architecture. The proposed runtime decouples map and combine phases in order to enhance the parallelism degree, while it effectively overlaps the memory-intensive combine with the compute-intensive map operation resulting in superior resource utilization and performance improvements. A detailed sensitivity analysis to the framework’s tuning knobs is provided. The decoupled MapReduce architecture is evaluated against the state-of-art library into two diverse systems, i.e. a Haswell server and a Xeon Phi co-processor, demonstrating speedups on average up-to 2.2x and 2.9x respectively.
机译:现代多/多核处理器表现出高集成密度,例如高集成密度。最多几十个或数百个核心。为了简化此类系统的应用程序开发负担,出现了各种编程框架。 MapReduce编程模型在分布式系统领域展示其可用性之后,已经适应了共享内存许多核和多处理器系统的需求,显示了与传统多线程库相比的有希望的结果,例如, pthreads。在本文中,我们提出了一种新颖的资源感知MapReduce架构。所提出的运行时解耦地图并组合相位以提高并行度程度,而它有效地与计算密集型地图操作重叠,导致资源利用率卓越,而性能改进。提供了对框架的调谐旋钮的详细敏感性分析。解耦的MapReduce架构被针对最先进的库评估为两个不同的系统,即哈斯韦服务器和Xeon Phi协处理器,分别展示了平均高达2.2倍和2.9倍的加速。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号