首页> 外文会议>IEEE Energy Conversion Congress and Exposition >Comparative Topology and Power Loss Analysis on 48V-to-1V Direct Step-Down Non-Isolated DC-DC Switched-Mode Power Converters
【24h】

Comparative Topology and Power Loss Analysis on 48V-to-1V Direct Step-Down Non-Isolated DC-DC Switched-Mode Power Converters

机译:48V至1V直接降压非隔离式DC-DC开关模式电源转换器的比较拓扑和功耗分析

获取原文

摘要

Along with the exponential growth of datacenter business, power delivery systems for datacenters act quickly to adopt 48V power architecture in order to achieve less distribution (I2R) loss, higher power density, and reduced cost. However, 48V power architecture faces major challenge in its efficiency of direct power conversion from 48V down to 1V. This paper presents a comparative power loss analysis between half-bridge buck converter, multi-level buck converters, and hybrid Dickson converters. The performance of each converter was verified in a high voltage 0.18μm BCD process, with major power switches implemented with power LDMOS FETs. The switch sizes of each converter were optimized at load current of 10A and effective output switching frequency (fSW,EFF) of 1MHz. Inductor sizes were selected to keep current ripples at 1.5A, while flying capacitor sizes were selected to keep voltage ripples within 5% of respective capacitor voltages. Output capacitors were selected to keep the output ripples below 10mV. In the load range from 1A to 30A, multi-level buck converters achieve at least 12% higher efficiency than half-bridge buck converter but with at least 92% silicon area overhead. Hybrid Dickson converters achieve at least 19.2% higher efficiency than half-bridge buck converter, and a double series-capacitor buck converter achieves a peak efficiency of 91.95% at 7A while keeping silicon area overhead within 38%.
机译:随着数据中心业务的指数级增长,用于数据中心的供电系统迅速采取行动以采用48V电源架构,以实现更少的配电(I 2 R)损耗,更高的功率密度和降低的成本。然而,48V电源架构面临着直接挑战,即从48V降至1V的直接电源转换效率。本文介绍了半桥降压转换器,多级降压转换器和混合Dickson转换器之间的比较功率损耗分析。每个转换器的性能均在0.18μm高压BCD工艺中得到验证,主要功率开关均采用功率LDMOS FET实现。每个转换器的开关尺寸在10A的负载电流和有效的输出开关频率(f SW,EFF )的1MHz。选择电感器尺寸以将电流纹波保持在1.5A,同时选择飞跨电容器尺寸以将电压纹波保持在各自电容器电压的5%以内。选择输出电容器以使输出纹波保持在10mV以下。在1A至30A的负载范围内,多电平降压转换器的效率比半桥降压转换器高出至少12%,但硅面积开销却至少高出92%。混合Dickson转换器的效率比半桥降压转换器高出至少19.2%,双串联电容器降压转换器在7A时达到91.95%的峰值效率,同时将硅面积开销保持在38%以内。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号