首页> 外文会议>IEEE International Parallel and Distributed Processing Symposium >Design Space Exploration of Next-Generation HPC Machines
【24h】

Design Space Exploration of Next-Generation HPC Machines

机译:下一代HPC机器的设计空间探索

获取原文

摘要

The landscape of High Performance Computing (HPC) system architectures keeps expanding with new technologies and increased complexity. With the goal of improving the efficiency of next-generation large HPC systems, designers require tools for analyzing and predicting the impact of new architectural features on the performance of complex scientific applications at scale. We simulate five hybrid (MPI+OpenMP) applications over 864 architectural proposals based on state-of-the-art and emerging HPC technologies, relevant both in industry and research. This paper significantly extends our previous work with MUltiscale Simulation Approach (MUSA) enabling accurate performance and power estimations of large-scale HPC systems. We reveal that several applications present critical scalability issues mostly due to the software parallelization approach. Looking at speedup and energy consumption exploring the design space (i.e., changing memory bandwidth, number of cores, and type of cores), we provide evidence-based architectural recommendations that will serve as hardware and software co-design guidelines.
机译:高性能计算(HPC)系统架构的景观不断扩大新技术和增加的复杂性。通过提高下一代大型HPC系统效率的目标,设计人员需要工具来分析和预测新的架构特征对规模复杂科学应用的性能的影响。基于现有技术和新兴的HPC技术,我们模拟了864个架构建议的五种混合动力(MPI + OpenMP)应用,以及在工业和研究中有所相关的。本文以多尺度仿真方法(MUSA)显着扩展了我们以前的工作,从而实现了大规模HPC系统的准确性能和功率估计。我们揭示了几个应用程序主要是由于软件并行化方法的关键可伸缩性问题。探讨设计空间的加速和能耗(即,更改内存带宽,核心数量,核心数),我们提供基于证据的架构建议,该建议将作为硬件和软件共同设计指南。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号