首页> 外文会议>SoutheastCon >A Hardware/Software Co-Design Approach for Real-Time Object Detection and Tracking on Embedded Devices
【24h】

A Hardware/Software Co-Design Approach for Real-Time Object Detection and Tracking on Embedded Devices

机译:嵌入式设备上实时对象检测和跟踪的硬件/软件协同设计方法

获取原文

摘要

Many embedded applications require real-time visual analysis and sensing of the physical environment. Embedded vision is essential for a wide range of embedded applications such as video surveillance, robotics, and industrial manufacturing. While the algorithm design of vision applications have advanced significantly during the last decade, the embedded realization of many vision applications is at the early stages. The primary challenge is the real-time low-power execution of vision algorithms which demand high computation performance and high power consumption. This paper presents a novel hardware/software co-design approach for real-time execution of object detection and tracking on embedded devices. Our design targeted on Xilinx Zynq platform which combines the FPGAs reconfigurable fabric (for custom hardware implementation), and ARM CPU cores (for software implementation) in a single chip. The proposed approach consists of six major vision kernels including (1) Gaussian Smoothing, (2) Mixture of Gaussians Background Subtraction, (3) Morphology Filters all are mapped to the hardware, and Blob Detection, Histogram Checking, and Kalman Filter mapped to ARM cores (software execution). All six vision kernels execute concurrently over streaming pixels in a producer/consumer fashion. Our results, based on implementation and full integration on Xilinx Zynq platform, presents a real-time performance on 780P pixel resolution at 60 frames per second with less than 2 Watt power consumption.
机译:许多嵌入式应用程序需要对物理环境进行实时视觉分析和感知。嵌入式视觉对于各种嵌入式应用(例如视频监控,机器人技术和工业制造)至关重要。尽管视觉应用程序的算法设计在过去十年中有了长足的进步,但许多视觉应用程序的嵌入式实现仍处于早期阶段。主要挑战是视觉算法的实时低功耗执行,这需要高计算性能和高功耗。本文提出了一种新颖的硬件/软件协同设计方法,用于在嵌入式设备上实时执行对象检测和跟踪。我们的设计针对Xilinx Zynq平台,该平台在单个芯片中结合了FPGA可重配置结构(用于定制硬件实现)和ARM CPU内核(用于软件实现)。所提出的方法由六个主要视觉内核组成,其中包括(1)高斯平滑,(2)高斯背景减法的混合,(3)形态滤波器都映射到硬件,以及斑点检测,直方图检查和卡尔曼滤波器映射到ARM核心(软件执行)。所有六个视觉内核均以生产者/消费者方式在流像素上同时执行。基于在Xilinx Zynq平台上的实现和完全集成,我们的结果显示了780P像素分辨率,每秒60帧的实时性能以及不到2瓦的功耗。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号