首页> 外文会议>IEEE International Symposium on Circuits and Systems >An enhanced light-load efficiency step down regulator with fine step frequency scaling
【24h】

An enhanced light-load efficiency step down regulator with fine step frequency scaling

机译:具有精细步进频率缩放功能的增强型轻载效率降压稳压器

获取原文

摘要

This paper presents a switching DC-DC Buck converter with enhanced light-load efficiency for use in noise-sensitive applications. Low noise, spur free operation is achieved by using a sigma-delta-modulator (ΣΔ) based controller, while light load efficiency is realized through the introduction of fine step frequency scaling (FSFS) which continuously adjusts the switching frequency of the converter with load conditions. Regulation efficiency is further improved by adoption of mode hopping (continuous conduction mode (CCM)/ discontinuous conduction mode (DCM)) and utilization of a fully digital implementation. Furthermore, the presented converter maintains low output voltage ripple across its entire load range by reconfiguring the ΣΔ modulator's quantization step and introducing dither to the loop filter. The proposed modulator was implemented in 14nm bulk CMOS process and validated with post layout simulations. It attains a peak efficiency of 95% at heavy load conditions and 79% at light loads with a maximum voltage ripple of 15mV at light loads.
机译:本文提出了一种具有增强的轻载效率的开关DC-DC Buck转换器,用于对噪声敏感的应用。使用基于sigma-delta调制器(ΣΔ)的控制器可实现低噪声,无杂散运行,同时通过引入精细步进频率缩放(FSFS)来实现轻载效率,该精细步频缩放可连续调节带负载的转换器的开关频率情况。通过采用模式跳跃(连续传导模式(CCM)/不连续传导模式(DCM))并利用全数字实现方式,进一步提高了调节效率。此外,该转换器通过重新配置ΣΔ调制器的量化步长并将抖动引入环路滤波器,可在整个负载范围内保持较低的输出电压纹波。拟议的调制器是在14nm体CMOS工艺中实现的,并已通过布局后仿真进行了验证。在重负载条件下,它的峰值效率达到95%,在轻负载条件下,达到79%的峰值效率,在轻负载条件下,最大电压纹波为15mV。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号