首页> 外文会议>IEEE Nuclear Science Symposium and Medical Imaging Conference >Combo FADC readout system with 8-channel 14-Bit 100MHz FADC and 2-channel 12-Bit 2GHz FADC for HPGe detector
【24h】

Combo FADC readout system with 8-channel 14-Bit 100MHz FADC and 2-channel 12-Bit 2GHz FADC for HPGe detector

机译:组合式FADC读出系统,具有用于HPGe检测器的8通道14位100MHz FADC和2通道12位2GHz FADC

获取原文
获取外文期刊封面目录资料

摘要

The new type of High Purity Germanium (HPGe) Detectors' preamplifier electronics typically have two type of output signals, the “fast” output and the “slow” output signals. A high timing resolution at the fast output is enough to clearly resolve the charge collection profiles in the detector for single-site and multi-site events. A combo FADC readout system were designed with mixed 8-Channel 14-Bit 100MHz FADC and 2-Channel 12-Bit 2GHz FADC and high speed 1600MHz 64-Bits DDR3 SDRAM buffer. The challenges include the PCB layout for 2GHz FADC and 1600MHz 64-Bit DDR3 SDRAM, the input data band width is about 59.2Gbps and the buffer band width is about 102.4Gbps. The FADC data can be saved in the DDR3 SDRAM buffer real time for analyze without any drop for some long time length events.
机译:新型高纯锗(HPGe)探测器的前置放大器电子设备通常具有两种输出信号,即“快速”输出和“缓慢”输出信号。快速输出处的高时序分辨率足以清晰地解决检测器中针对单站点和多站点事件的电荷收集配置文件。设计了一个组合FADC读出系统,该系统具有混合的8通道14位100MHz FADC和2通道12位2GHz FADC和高速1600MHz 64位DDR3 SDRAM缓冲器。挑战包括2GHz FADC和1600MHz 64位DDR3 SDRAM的PCB布局,输入数据带宽约为59.2Gbps,缓冲带宽约为102.4Gbps。 FADC数据可以实时保存在DDR3 SDRAM缓冲区中,以进行分析,而不会因长时间事件而下降。

著录项

相似文献

  • 外文文献
  • 中文文献
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号