首页> 外文会议>International Conference on Information and Communication Technologies >Hardware design and implementation of scalar multiplication in elliptic curve cryptography (ECC) over GF(2163) on FPGA
【24h】

Hardware design and implementation of scalar multiplication in elliptic curve cryptography (ECC) over GF(2163) on FPGA

机译:FPGA上基于GF(2163)的椭圆曲线密码(ECC)中标量乘法的硬件设计和实现

获取原文

摘要

Cryptographic algorithms are widely used for security purposes in embedded systems domain. Hardware implementations of cryptographic algorithms have a significant importance because of maximum security provision. There are various approaches for hardware implementation such as ASICs (Application Specific Integrated Circuits), GPPs (General Purpose Processors) and ASIPs (Application Specific Instruction Set Processors). ASICs provide higher throughput but at the same time they are application specific. GPPs are flexible but they provide limited throughput. There is a design space between throughput and flexibility in both the ASICs and GPPs i.e., to cover this space, ASIPs provide multiple design approaches such as crypto processors, crypto coprocessors and coarse-grain crypto arrays. In this paper we proposed a reconfigurable crypto processor design to compute scalar multiplication operation in elliptic curve cryptography over by using polynomial, basis. Lopez and Dahab scalar multiplication algorithm has been implemented for computation of scalar multiplication. The whole design is simulated and synthesized using Xilinx (ISE-13.4) and implemented on spartan-6 FPGA, XC6SLX16-CSG324 device. The experimental results show that at maximum of 12.5MHz frequency, the targeted device utilizes 1844 slices and 7464 LUTs.
机译:加密算法已广泛用于嵌入式系统领域中的安全性目的。由于提供了最大的安全性,因此加密算法的硬件实现具有非常重要的意义。有多种用于硬件实现的方法,例如ASIC(专用集成电路),GPP(通用处理器)和ASIP(专用指令集处理器)。 ASIC提供更高的吞吐量,但同时又是特定于应用程序的。 GPP是灵活的,但是它们提供有限的吞吐量。在ASIC和GPP中,吞吐量和灵活性之间存在设计空间,即为了覆盖这一空间,ASIP提供了多种设计方法,例如加密处理器,加密协处理器和粗粒度加密阵列。在本文中,我们提出了一种可重构的密码处理器设计,以基于多项式的方式在椭圆曲线密码学中计算标量乘法运算。 Lopez和Dahab标量乘法算法已实现,用于标量乘法的计算。整个设计使用Xilinx(ISE-13.4)进行仿真和综合,并在spartan-6 FPGA XC6SLX16-CSG324器件上实现。实验结果表明,目标设备在最高12.5MHz频率下,利用了1844个切片和7464个LUT。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号