首页> 外文会议>International Conference on Field-Programmable Technology >Implementing and Benchmarking Three Lattice-Based Post-Quantum Cryptography Algorithms Using Software/Hardware Codesign
【24h】

Implementing and Benchmarking Three Lattice-Based Post-Quantum Cryptography Algorithms Using Software/Hardware Codesign

机译:使用软件/硬件代码实现实现和基于三个晶格基于量子密码算法的基准测试

获取原文

摘要

It has been predicted that within the next tenfifteen years, quantum computers will have computational power sufficient to break current public-key cryptography schemes. When that happens, all traditional methods of dealing with the growing computational capabilities of potential attackers, such as increasing key sizes, will be futile. The only viable solution is to develop new standards based on algorithms that are resistant to quantum computer attacks and capable of being executed on traditional computing platforms, such as microprocessors and FPGAs. Leading candidates for new standards include lattice-based post-quantum cryptography (PQC) algorithms. In this paper, we present the results of implementing and benchmarking three lattice-based key encapsulation mechanisms (KEMs) that have progressed to Round 2 of the NIST standardization process. Our implementations are based on a software/hardware codesign approach, which is particularly applicable to the current stage of the NIST PQC standardization process, where the large number and high complexity of the candidates make traditional hardware benchmarking extremely challenging. We propose and justify the choice of a suitable system-on-chip platform and design methodology. The obtained results indicate the potential for very substantial speed-ups vs. purely software implementations, reaching 28x for encapsulation and 20x for decapsulation.
机译:已经预测,在接下来的十五年内,量子计算机将具有足以破坏当前公钥密码操作方案的计算能力。发生这种情况时,所有传统的处理潜在攻击者的计算能力,如增加关键尺寸,将是徒劳的。唯一可行的解​​决方案是基于对量子计算机攻击的算法开发新标准,并且能够在传统的计算平台上执行,例如微处理器和FPGA。新标准的主要候选人包括基于格子的后量子密码术(PQC)算法。在本文中,我们介绍了实施和基于基于格式的基于晶格的关键封装机制(KEM)的结果,该机制已经进入了NIST标准化过程的第2轮。我们的实现基于软件/硬件代号方法,其特别适用于NIST PQC标准化过程的当前阶段,其中候选者的大数和高复杂性使得传统的硬件基准极其具有挑战性。我们提出并证明了合适的片上平台和设计方法的选择。所获得的结果表明,对于纯粹的软件实现,达到了非常大幅度的速度升高的可能性,用于封装28倍,用于解封装20倍。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号