Isolation enhancement in integrated circuits using dummy metal fill

摘要

Metal fill patterning in modern IC processes is often viewed as parasitics to be minimized. Here, we use metal fills to improve isolation. The improved isolation comes at the cost of increased capacitive loading. This isolation-loading tradeoff is analyze