首页> 外文会议>IEEE International Symposium on Circuits and Systems >Hardware implementation for real-time 3D rendering in 2D-to-3D conversion
【24h】

Hardware implementation for real-time 3D rendering in 2D-to-3D conversion

机译:在2D到3D转换中进行实时3D渲染的硬件实现

获取原文

摘要

With the advances in central processing unit (CPU) capability, 3D display technology becomes popular in recent years. Now, there are more and more 3D products such as 3D camera, 3D projector, and 3D-TV. The 3D technology is not difficult to understand because most of the video contents are captured through two individual lenses. The corresponding video contents are considered as two respective bit streams. However, how to transform traditional 2D video contents to 3D one is a critical problem to solve it. This paper proposes a realtime 3D rendering architecture for view synthesis in 2D-to-3D conversion. The real-time architecture can support 60 frames per second and full HD resolution (1920×1080) on FPGA platform.
机译:随着中央处理器(CPU)功能的进步,近年来3D显示技术变得越来越流行。现在,有越来越多的3D产品,例如3D相机,3D投影仪和3D-TV。 3D技术不难理解,因为大多数视频内容是通过两个单独的镜头捕获的。相应的视频内容被认为是两个各自的比特流。然而,如何将传统的2D视频内容转换为3D内容是解决它的关键问题。本文提出了一种实时3D渲染架构,用于2D到3D转换中的视图合成。实时架构可以在FPGA平台上支持每秒60帧和全高清分辨率(1920×1080)。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号