首页> 外文会议>2011 IEEE Computer Society Annual Symposium on VLSI >ATPG for Reversible Circuits Using Simulation, Boolean Satisfiability, and Pseudo Boolean Optimization
【24h】

ATPG for Reversible Circuits Using Simulation, Boolean Satisfiability, and Pseudo Boolean Optimization

机译:使用仿真,布尔可满足性和伪布尔优化的可逆电路ATPG

获取原文

摘要

Research in the domain of reversible circuits found significant interest in the last years - not least because of the promising applications e.g. in quantum computation and low-power design. First physical realizations are already available, motivating the development of efficient testing methods for this kind of circuits. In this paper, complementary approaches for automatic test pattern generation for reversible circuits are introduced and evaluated. Besides a simulation-based technique, methods based on Boolean satisfiability and pseudo-Boolean optimization are thereby applied. Experiments on large reversible circuits show the suitability of the proposed approaches with respect to different application scenarios and test goals, respectively.
机译:近年来,可逆电路领域的研究引起了人们的极大兴趣-尤其是由于其前景广阔的应用,例如在量子计算和低功耗设计中。最初的物理实现已经可用,从而激发了针对此类电路的有效测试方法的开发。在本文中,对可逆电路的自动测试图案生成的补充方法进行了介绍和评估。除了基于仿真的技术外,还应用了基于布尔可满足性和伪布尔优化的方法。在大型可逆电路上进行的实验表明,所提出的方法分别适用于不同的应用场景和测试目标。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号