首页> 外文会议>2011 IEEE Computer Society Annual Symposium on VLSI >Study and Analysis of Power Optimization Techniques for Embedded Systems
【24h】

Study and Analysis of Power Optimization Techniques for Embedded Systems

机译:嵌入式系统功耗优化技术的研究与分析

获取原文

摘要

Various Optimization techniques for reducing power consumption is studied and analyzed as presented in the thesis. As part of the experimental work a power management controller is designed which controls and monitors the power consumption of the peripherals. DFS, Clock gating and power down mode are illustrated with results.
机译:本文对降低功耗的各种优化技术进行了研究和分析。作为实验工作的一部分,设计了电源管理控制器,用于控制和监视外围设备的功耗。结果说明了DFS,时钟门控和掉电模式。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号