首页> 外文会议>2011 IEEE International Conference on Electro/Information Technology >Architectural design tool for low area band matrix LU factorization
【24h】

Architectural design tool for low area band matrix LU factorization

机译:低面积带矩阵LU分解的建筑设计工具

获取原文

摘要

An area efficient band matrix design tool is presented for computation of LU factorization. Band matrices are used in many applications such as digital signal processing, power system analysis, finite element systems, and many more. In many of these applications, LU factorizations are needed to solve linear equations and calculation of a matrix determinant. Due to the large amount of data that needs to be computed and stored for this factorization, the goal of the proposed design tool is area minimization without compromising speed. Based on the number of zero elements and bandwidth, the design tool uses a High Level Synthesis to create the RTL code and testbench for these factorizations for the desired matrix. The proposed design tool reduces area, required memory location and chip to market time by generating a testbench and doing error analysis during RTL code generation. The generated RTL code is universal and can be used directly for any FPGA and VLSI platforms.
机译:提出了一种面积有效的带矩阵设计工具,用于计算LU分解。带矩阵被用于许多应用中,例如数字信号处理,电源系统分析,有限元系统等等。在许多此类应用中,需要LU分解来求解线性方程式和矩阵行列式的计算。由于为此分解需要计算和存储大量数据,因此所提出的设计工具的目标是在不影响速度的情况下最小化面积。基于零元素的数量和带宽,设计工具使用高级综合为所需矩阵的这些因式分解创建RTL代码和测试平台。拟议的设计工具通过生成测试平台并在RTL代码生成过程中进行错误分析,减少了面积,减少了所需的存储器位置并缩短了产品上市时间。生成的RTL代码是通用的,可以直接用于任何FPGA和VLSI平台。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号