首页> 外文会议>2010 International Conference on Computer Application and System Modeling >Input buffer planning for network-on-chip router design
【24h】

Input buffer planning for network-on-chip router design

机译:片上网络路由器设计的输入缓冲区规划

获取原文
获取外文期刊封面目录资料

摘要

System-on-Chip(SoC) designs become more complex nowadays. The communication between processing elements are suffering challenges due to the wiring problem. Networks-on-Chip(NoC) approach was proposed as a promising solution. Buffers are one of the major resources used by the routers. In this paper, an application-specific buffer planning approach that can be used to customize the router design in networks-on-chip(NoC) is presented. More precisely, given the mapping of the target application and the traffic characteristics, the approach can automatically assign the buffer depth for each input channel in different routers across the chip. The experimental results show that the system buffering resources can be utilized more effectively. In contrast with the uniform buffer allocation, about 50% saving in buffering resources can be achieved by automatic buffer allocation using our approach without any reduction in performance.1
机译:如今,片上系统(SoC)设计变得越来越复杂。由于布线问题,处理元件之间的通信受到挑战。片上网络(NoC)方法被提出作为一种有前途的解决方案。缓冲区是路由器使用的主要资源之一。在本文中,提出了一种特定于应用程序的缓冲区计划方法,该方法可用于自定义片上网络(NoC)中​​的路由器设计。更准确地说,给定目标应用程序和流量特性的映射,该方法可以自动为整个芯片上不同路由器中每个输入通道分配缓冲区深度。实验结果表明,该系统的缓冲资源可以得到更有效的利用。与统一的缓冲区分配相比,使用我们的方法通过自动缓冲区分配可以节省大约50%的缓冲资源,而不会降低性能。 1

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号