An optimized DFT and test pattern generation strategy for an Intel high performance microprocessor

摘要

This work describes an optimized DFT architecture and its implementation strategy for an Intel high performance (<3 GHz) microprocessor. Major DFT features and ATPG techniques implemented are described and key results are presented to show the return-on-investments (ROI) in the high volume manufacturing (HVM) test environments.